Usual paradigm in the theory of electron transport is related to the fact that the dielectric permittivity of the insulator is assumed to be constant, no time dispersion. We take into account the "slow" polarization dynamics of the dielectric layers in the tunnel barriers in the fluctuating electric fields induced by single-electron tunneling events and study transport in the single electron transistor (SET). Here "slow" dielectric implies slow compared to the characteristic time scales of the SET charging-discharging effects. We show that for strong enough polarizability, such that the induced charge on the island is comparable with the elementary charge, the transport properties of the SET substantially deviate from the known results of transport theory of SET. In particular, the coulomb blockade is more pronounced at finite temperature, the conductance peaks change their shape and the current-voltage characteristics show the memory-effect (hysteresis). However, in contrast to SETs with ferroelectric tunnel junctions, 1,2 here the periodicity of the conductance in the gate voltage is not broken, instead the period strongly depends on the polarizability of the gatedielectric. We uncover the fine structure of the hysteresis-effect where the "large" hysteresis loop may include a number of "smaller" loops. Also we predict the memory effect in the current-voltage characteristics I(V ), with I(V ) = −I(−V ).
I. INTRODUCTION
The single electron transistor (SET) is one of the most studied nanosystem, [1] [2] [3] [4] [5] [6] This is the simplest device where strong electron correlations and quantum nature of electron can be directly observed. It consists of two electrodes known as the drain and the source, connected through tunnel junctions to one common electrode with a low self-capacitance, known as the island. The electrical potential of the island can be tuned by a third electrode, known as the gate, capacitively coupled to the island, see For decades there was a paradigm in the theory of electron transport at the nanoscale related to the fact that the dielectric permittivity of nanojunctions was assumed to be constant, without any time dispersion.
7-10 However, this paradigm is not always true. A number of physical processes contribute to the polarization of dielectrics. Some of them are fast and some are slow compared to the time scales of electric field change in the nanojunctions. Recently, there was a progress in the development of new types of dielectric materials with strong and at the same time very slow response to the external electric field.
11,12
The SET is a perfect device where this physics can be studied. This is related to the fact that the chargingdischarging effects in the SET are controllable and have well-defined time scales.
The Coulomb blockade suppresses the electron transport except for values of the gate voltage where electrons sequentially tunnel one by one through SET from source to drain. The electric field in the tunnel junctions is changing in time while electrons tunnel through the island. The dielectric layers in the tunnel junctions are polarized at finite electric field. The usual assumption in the theory of SET is related to the fact that the polarization of any dielectric layer in the tunnel barrier follows the electric field in time: P(t) = α E(t), where the constant α is the dielectric permittivity of the dielectric layer. It follows from the last expression that the capacitance C of any tunnel junction in the SET is related to the geometric capacitance C (0) as C = C (0) , where = (1+4πα). And this is the only place where the polarization appears in the theory of SET. However, these relations have limited applicability. In general, the polarization of the dielectric is nonlocal in time: P(t) = t −∞ χ(t − τ )E(τ )dτ , where χ(t) is the dynamical electric permittivity. [Here we assume the linear response regime.] The time dependence of function χ(t) implies that tuning of dielectric polarization P(t) by an electric field can not be done arbitrary fast. This is happening, for example in dielectric materials with polarization being due to shift of heavy and inert ions.
The response of polarization P(t) to the external field is characterised by the time-scale τ P , the decay time of function χ(t). The second characteristic time-scale in the problem: the time of the electric field correlation, τ E . For τ P τ E the polarization has the form P(t) ≈ αE(t), where α = 
E(t) instantaneously and it has the form
where E is the electric field averaged over the time scale τ P . It follows from Eq. (1) that the simple relation for capacitance, C = C (0) , is not valid at shorter times. Therefore the theory of single-electron tunneling in the SET should be modified and this is the main goal of our paper.
The characteristic time of charge relaxation in the SET is τ E = R Σ C Σ , where R Σ is of the order of the bare tunnel resistance of the left and right tunnel junctions and C Σ is the sum of all the capacitances, see Fig. 1 . The time scale τ E is in the range of dozens of nano-to picoseconds depending on the system geometry and materials. The switching time of a dielectric material, τ P , is in the range of seconds to femto-seconds depending on the material and the particular physical process behind the polarization phenomena.
Therefore the regime of "slow" insulator, τ E τ P , is very important for SET-devices.However, there is paradigm that the existing theories with τ P τ E satisfactory explain most experiments with SETs. What is the justification for new theory? The answer is simple: the effects discussed in this paper are especially pronounced in SETs when on average the polarization of a dielectric tunnel junction in the SET is strong enough meaning that the charge induced on the grain by the polarized dielectric is of the order of the electron charge. This condition can be reached for large enough dielectric permittivity only. How large we will discuss below.
Recently we have found a number of transport effects in the SET with slow ferroelectric in the capacitors, see Refs. 1 and 2. In particular, we investigated the memory effect in this SET. Here we uncover new physical phenomena and report about the memory-effect (hysteresis) where conductance periodicity in the gate voltage is not broken. Instead, the period strongly depends on the polarizability of the gate-dielectric due to the linear dependence of the polarization on the external field in the dielectric. Also, we uncover the unusual fine structure of the hysteresis-effect, where "large" hysteresis loop may include a number of "smaller" loops. We predict that the memory effect exists in the current-voltage characteristics, meaning that I(V ) = −I(−V ) for a given memory branch even at V g = 0. The last two effects may exist in the ferroelectric SET, however non of them have been found before.
The paper is organized as follows. In Sec. II we discuss the general properties of SET with slow dielectric and the methods for investigation of transport properties. In Sec. III we investigate the SET with slow dielectric located in the gate electrode at zero bias voltage, V 2 − V 1 . In Sec. IV we consider the case with slow dielectric in the left and right tunnel barriers of the SET and uncover the memory effect in the current-voltage characteristics, I(V ). Finally, in Sec. V we discuss the validity of our approach and the requirements for slow dielectric materials which are necessary to observe the effects predicted in this paper. In the same section we show that the Coulomb blockade in SET with slow dielectrics is less affected by temperature.
II. ELECTRON TRANSPORT THROUGH SET WITH SLOW TUNNEL BARRIERS
Here we consider the theory of SET with slow barriers. In the following it is convenient to distinguish between the geometrical junction capacitances C (0) i and the lowfrequency capacitances C i that include the slow dielectric response. The difference between them, aside from the unimportant geometrical factor, is
where α i is the dielectric polarizability of the i-th junction (i = 1, 2, g), S i -the junction surface area and d i -the effective electrode-island distance. We assume that the electrodes are biased with the voltages V 1 = −V /2, V 2 = V /2 and V g . The grain potential φ(n) at a given number of excess electrons n can be found balancing the induced charges:
where p n is the probability to find n excess charges on the grain. Two terms originate in (3) because we distinguish the electric field produced by the capacitance C (0) i and the contribution due to polarized dielectric with slow response. So the terms proportional to the coefficient ∆C i in Eq. (4) can be considered as charges induced on the grain by the polarized dielectric layers that are constant in tunneling events.
The probability distribution p n in the steady state can be found using the detailed balance equation
where the rate Γ n→n+1 [V i , n, φ ] describes the change of grain charge from n to n + 1 electrons. The electric current has the form
Here the lower index of Γ refers to the tunneling rate corresponding to the particular tunnel junction, s = 1 or 2 and the rate Γ in Eq. (5) is equal to Γ 1 + Γ 2 . Solving Eqs. (3)- (5) self-consistently we find the current-voltage characteristics of the SET using Eq. (6). We use the "orthodox" theory to calculate the Coulomb-blockade peaks in the differential conductance of the SET. The calculation of Γ-rates requires the knowledge of the difference in the electrostatic energies when the number of excess charges on the grain differ by one elementary charge: ∆U ± n = U (n ± 1) − U (n). If the polarization in dielectric layers on electron jumps follow φ adiabatically,
, where E c = e 2 /2C Σ with all the capacitances C Σ = i C i being properly renormalized,
However, for slow dielectric layers the polarization P i = α i ( φ − V i )/d i stays constant during the tunneling, and for the energy difference we find (see App. A)
where
The work done by the leads and the gate to transfer an electron to/from the grain remains the same as in the "orthodox" theory except for the fact that only the geometrical capacitances C (0) i should be taken into account. This implies that for temperature T → 0 the effective ground state free energy is defined as 
c . The three distinct solutions for φ at a given Q0 correspond to the memory effect instability. c . The slow dielectric in the gate capacitor modifies the shape of the conductance peaks but preserves the periodicity in parameter Q in contrast to the SET with ferroelectric in the gate capacitor. where the effective gate-induced charge Q is
Below we use the notation Q = −C g V g for the traditional gate-induced charge. We show that although the effects of slow polarization are far from being a simple renormalization of capacitances C (0) i → C i , the conductance periodicity in Q holds and maintains its period |e| for any values of the parameters ∆C i .
The detailed balance equation (5) can be solved analytically for the set of voltages V g near the "degeneracy points", where the ground state energy of the SET changes from n to n±1 excess charges. The last condition requires the effective charge Q to be close to e(n + 1/2). In this case the only two probabilities p n are finite while the other probabilities are exponentially suppressed by the factor e −E (0) c /T . In order to illustrate the origin of the memory effect, we will focus on the degeneracy point between n = 0 and n = 1 at V 1,2 = 0. Using Eqs. (3)- (4) we find for the average potential φ
where n F is the Fermi-function. Equation (10) has one or three solutions for a given gate voltage Q. The latter case is shown in Fig. 2 . The presence of three distinct solutions for the average potential φ at a given parameter Q indicates the memory effect instability. Using the graphical solution of Eq. (10) we estimate the criteria for the memory effect instability,
c . This criterion corresponds to the critical value of ∆C Σ when the memory effect just appears, see Eq. (32) below for the exact expression. 
III. SET WITH SLOW INSULATOR IN THE GATE CAPACITOR
A. Numerical study of electron transport through SET
Here we study electron transport through SET numerically. We consider the SET with slow dielectric layer in the gate capacitor. This set-up is the most favourable for experiment since in this case there is no electron tunneling through the gate electrode and it can be arbitrary thick to allow a wide choice of dielectric materials. Moreover, as we will show in the following Sec. IV, at V = 0 by considering the gate capacitor we still preserve all the qualitative effects introduced by slow dielectrics in a general case.
Thus, for a time, we assume that the only non-zero ∆C is ∆C g . For ∆C g = 0 the conductance is a periodic function of the effective gate voltage Q, see the gray curve in Fig. 3 . The conductance peaks are well fitted by the orthodox theory where near the peak maximum the conductance is
. (11) Here
1. At finite but small ∆C g , when the induced charge on the island due to polarization is smaller than the elementary charge, the conductance peaks change their shape, but preserve their amplitude and position (see Fig. 3 ).
The opposite case, with dielectric polarization being strong enough to induce the charge on the island of the order of the elementary charge or larger, is more interesting. In this case the conductance peaks show the hysteresis and their shape depends on the direction of Q-evolution, see Fig. 4 . The hysteresis appears for
(see Eq. 25). Despite the memory effect the conductance remains periodic in the renormalized gate voltage Q = −(C (0) g + ∆C g )V g with the same period |e| for any ∆C g . This behavior is in striking contrast to the SET with ferroelectric in the gate where due to the nonlinearity of polarization-electric field dependence the periodicity of conductance is broken, see Ref.
2. Now we discuss the structure of the memory effect. Above the critical value of ∆C g there are many brunchsolutions of the self-consistency equation for the average grain potential, Eq. (4), for the given temperature, bias and gate voltage. The question is -how to choose the right branch? Figure 5 provides an answer to this question. According to the branching theory 13 the jumps occur at the "branching points" where the observable has an infinite derivative in parameter Q. On the other hand, the branch should correspond to the minimum of some effective energy functional. In our case (no bias) the role of the effective energy plays the free energy
For zero temperature it reduces to the free energy F 0 discussed above. The plots of the free energy have a similar dependence on the parameter Q as the zero-bias conductance G. To illustrate this point we show in Figure 5b shows that the conductance branch between points "A" and "B" is metastable: the free energy for this curve is larger than the free energy for branch below. However, during the adiabatically slow increase of parameter Q the system does not switch to the lowest branch at point A, instead it may go up to the metastable branch. The same applies to all other plots in Fig. 6 . The external perturbation can drive the system to outside of the metastable branch before the bifurcation point. Usually the role of this "perturbation" plays the Langevin forces induced by the thermostat. In this case the jumps occur randomly within the same region before the bifurcation point. This scenario is typical for any hysteresis.
Intuitively one may suppose that if conductance "jumps" from one branch to another the final branch should have the lowest possible free energy for the parameter Q corresponding to the jump. Indeed, this is the case in Figs. 5(a)-(c) . However, in Figs. 5(d) and (f) this rule is violated. The system could jump, for example, to the point marked by the red-ball in Fig. 5(d) , instead of finishing at the point marked by the grey-ball which has a larger free energy. However, this energetically favourable transition is "forbidden": while continiously changing the polarization in such a process the system would have to pass the energy barrier of approximately E (0) c /4 (free energy maximum). Thus the higher order jumps (over the average charge difference) are suppressed by the factor exp(−E (0) c /4T ).
B. The fine structure of the memory effect Doing numerical studies of memory effect we assumed that parameter Q increases (or decreases) monotonically from minus to plus infinity (or vice-versa). However, for large enough parameter ∆C g , when polarization induces more than one electron on the grain, the hysteresis loop depends on the interval where the parameter Q changes. This is shown in Fig. 7 with two possible hysteresis loops: The red hysteresis loop corresponds to back and forth change of parameter Q in the interval (−2, 1) while the blue curve corresponds to the interval (−2, 2). In the second case the larger hysteresis loop "includes" smaller loops. As a result, the understanding of memory effect at finite intervals of parameter Q evolution requires consideration of all branches of the SET observables such as conductance and polarization.
C. Analytical description of the conductance peaks and the memory effect
Here we present the analytical description of transport properties of SET. At V = 0 and within the two-state approximation the form of the conductance peaks G(Q) can be found using Eq. (11) with the proper substitution Q (0) → Q , where Q is defined in Eq. (9): with this substitution we have for conductance G(Q) = G (0) (Q ). For average potential, generalizing Eq. (10), we obtain φ = e
where δQ /e = min k (Q /e − (k + 1/2)). Combining Eqs. (13) with (9) we find,
where δQ = Q − (k + 1/2)e is the deviation of parameter Q, k is the same as for δQ and C Σ = C
Σ + ∆C g . It should be noted that the above equations are valid for any δQ as long as δQ 1.
Small polarization
Here we discuss the limit of small polarization, meaning that the induced charge on the island is small compared to the elementary charge e. Using the small parameter, ∆C g /C (0) Σ 1, we expand Eq. (14) up to the second order
The conductance now may be found by substituting δQ (0) with (δQ ) 0,1 in Eq. 11.
The numerical calculations in Fig. 8(a) show that the first order approximation, Eq. (16), well describes the peak shape for small parameter ∆C g /C (0) Σ ≈ 0.1, while the zero order approximation is not sufficient. We note that parameter ∆C g /C (0) g and thus the renormalization of the conductance period over V g can be arbitrary in this approximation. hysteresis. In this case the form of conductance peaks becomes nonsymmetric and the conductance G(Q) has a maximum at the branching (bifurcation) point corresponding to the jump of the polarization. The bifurcation points in Eq. (14) can be found as follows
that reduces to
The two solutions of Eq. (19) correspond to the increasing and decreasing evolution of parameter Q (solutions with δQ < 0 and δQ > 0 respectively). These two solutions result in mirror-reflected shapes for the peaks, so we focus only on the decreasing parameter Q. For conductance maximum we find
The predicted conductance maximum amplitude variation is shown in Fig. 8 . One can see that the curve breaks at critical value of parameter ∆C g indicating the start of the hysteresis regime.
We note that since within the scope of the two-state approximation and for ∆C g above the critical value the Eq. (20) gives exact maximum, its applicability depends only on temperature. At finite ∆C g the conductance maximum does not exactly correspond to a degeneracy point δQ = 0, but still δ(Q ) max 1 for T E
c . For example, for temperature T = 0.06E (0) c and ∆C g → ∞ we have δ(Q ) max /|e| ≈ 0.1 1, meaning that our consideration is valid (see Fig. 8 ).
Now we find the form of conductance peaks. Expanding Eq. (14) up to the second order near δ(Q ) max we obtain
and
It follows from Eqs. (21) and (17) that the conductance derivative in δQ diverges as 1/ √ x near its maximum value.
The peak form at the bifurcation point
To find the conductance peak at the critical value of parameter ∆C g we expand the hyperbolic tangents in Eq. (14) up to the third order. As a result we obtain
The linear term equals zero at the critical point. For critical polarizability of the gate-insulator we find
Also we find that
Using Eq. (17) we find that the peak maximum can be approximated with the function 1/(1+x 2/3 ) (here x ∝ δQ), while the derivative diverges at the conductance maximum as 1/ 3 √ x. As follows from Fig. 8(c) and Eq. (26) this approximation for conductance works well near its maximum value only.
IV. SINGLE ELECTRON TUNNELING THROUGH SLOW DIELECTRIC LAYER A. Conductance peaks with slow dielectrics in all capacitors
Here we consider the general case, with slow dielectric layers in all capacitors with polarizabilities ∆C 1 , ∆C 2 ∆C g . Using Eq. (9) we find
where we introduce the parameter
Here we explicitly show that the functions Q and φ depend on voltage V . In general, this dependence results in an additional contribution to the conductance proportional to ∂Q /∂V :
where I (0) (Q, V ) is the current in the orthodox theory, generally not limited by the two-state approximation. However, the current I is zero for zero bias voltage for any Q, therefore the last term can be omitted at V = 0. This explains why in two-state approximation we can calculate the conductance by replacing Q by Q in Eq. (11) of the orthodox theory.
For zero voltage, V = 0, Eq. (27) reduces to
Then
(31) As we can see, the only distinction of the Eq. 31 from Eq. 14 is the replacement of ∆C g with ∆C Σ . It follows that for V = 0 the SET with slow insulators in tunnel junctions behaves qualitatively similar to the only ∆C g > 0 that was considered previously. The only difference is related to the fact that the slow dielectric in the gate capacitor renormalizes the period of the Q-oscillations of conductance while slow dielectrics in all other capacitors of the SET do not. Now we can generalize our results for positive ∆C g > 0 obtained earlier. In particular, the critical polarization, where memory effect in the conductance G(Q) first appears, becomes the integral quantity, see Eq. (28), that includes properties of all the slow dielectric layers:
The amplitude of conductance peaks can be found using the substitution, ∆C g → ∆C Σ in Eq. (20). The shape of the peaks can be obtained using the same substitution in the equations of Sec. III C 3 where still δQ = −(C
B. Memory effect in current-voltage characteristics
Above we discussed the properties of SET with slow dielectric barriers, related to the variation of the gate voltage V g at bias V = 0. In this subsection we instead concentrate on the current-voltage characteristic I(V ) of SET in the case of electron tunneling through slow insulator in the left and the right capacitors, see Fig. 1 . We neglect the gate to simplify the situation, putting thus C g = 0. Such systems have been extensively studied in experiments over the last two decades. They can exhibit coulomb blockade at room temperature (11, (14) (15) (16) and their ease of fabrication makes a wide range of barrier materials available for experiments. Following Ref. 11 we consider the current-voltage characteristic of the SET in a wide range of bias voltages.
The typical current-voltage characteristics I(V ) are shown in Fig. 9 ; in Fig. 9(a)-(c For larger values of ∆C 1 we expect further increase in the number of hysteresis loops.
Two cases of current-voltage characteristics are compared in plots (e)-(d) : i) finite ∆C 1 and zero ∆C 2 and ii) ∆C 1 = ∆C 2 . In both cases the set of critical values of ∆C is the same and for large bias voltage the current-voltage characteristics asymptotically coincide. Figure 9 shows that the current-voltage characteristics of the SET strongly depend on the direction of bias voltage V . Moreover, for a given hysteresis branch
that happens in the absence of Q, notably different from the result for a regular SET.
C. Influence on coulomb ladder
By coulomb ladder in this section we mean a step-like behavior of I(V ) in the regime of coulomb blockade. The coulomb ladder is often used as an indication of coulomb blockade (Ref. 11, 14, (17) (18) (19) . In the following we show how the slow polarization influences the shape of the ladder. Again we take C g = 0 and, consider the conditions when the ladder is the most pronounced, i.e. T = 0 and strongly asymmetric barriers R 1 R 2 . At zero temperature tunneling may occur only in the direction of chemical potential drop, that is from the 1-st electrode to the 2-nd assuming V > 0. Due to the relatively high tunneling rate through the 2-nd electrode, the number of excess electrons on the island is almost always stays at the minimum energetically allowed number n min . n min can be determined as the lowest n for which ∆F n+1→n 2 < 0 is true, since ∆F n→n+1 1 < 0 holds for any n < 0. For a given n min the current can be calculated as
where ∆F 1 is the free energy change on tunneling through the 1-st electrode. For a conventional SET the above formula leads to a ladder-shaped I(V ) characteristic with the step width
jumps of the current between the steps
and the I(V ) slope between the jumps
Introducing slow dielectric into the tunnel junctions result in some new effects (for the details of calculations see Appendix B). At V > |e|/C
Σ slow polarization leads to the rescaling of the ladder that may be described by substituting the capacitances in Eqs. 35-37 with the new values C i = C (0) i + ∆C i , exactly as when dealing with a conventional fast dielectric (see Fig. 10(b) ). But contrary to the fast dielectric, the slow one shifts the ladder, making it asymmetric and, moreover, dependent on the direction of the evolution of V , as illustrated at the Fig. 10(c,d) .
Interestingly, the shift of the I(V ) curve in experiments is a well-known effect. It is usually accounted for by assuming the presence of some additional spurious charge Q, induced on the grain (as in Ref. 11 and 18) . However the shift that we predict is notably different at least in one aspect -it reverses its sign with the direction of the evolution of V . We stress that the described rescaling and shift of I(V ) takes place only under specific conditions V > |e|/C (0) Σ and R 1 R 2 . If R 2 are of the same order the introduction of slow dielectric may change the ladder steps in a more complex way. Such a situation is shown in Fig. 10(b) where the ladder period do not correspond to the one we would expect from the simple capacitancerenormalization consideration. If R 1 /R 2 is even closer to unity, the slow dielectric barriers qualitatively change the current-voltage curve as was discussed in the previous section (see Fig. 9 ).
V. DISCUSSION

A. Requirements for dielectric materials
Here we discuss several possible dielectric materials which can be considered as slow insulators. At finite external electric field the localized electric charges are shifted and the dielectric material is polarized. There are several physical processes contributing to the polarization: 1) the shift and deformation of electron-cloud, 2) the shift of ions in the lattice, and 3) the molecular and/or macro dipole reorientation. Electrons, ions, and dipoles can form a different polarization. The slowest polarization formation corresponds to the electrocalorical and migration (electron, ion or dipole) mechanisms with the characteristic dispersion frequency being in the range 10 −4 − 10 −1 Hz and 10 −3 − 10 3 Hz, respectively at temperature T = 300K. The electromechanical mechanism corresponds to frequencies 10 5 − 10 8 Hz, while thermal mechanism correspond to 10 5 − 10 10 Hz. The dielectrics where thermal mechanism is the largest are promising for applications in nanostructures and can be considered as "slow" dielectrics.
Dithiol self-assemble monolayers (SAMs) have a static dielectric permittivity (ω = 0) ∼ 3 and the characteristic relaxation frequency ∼ 10 4 Hz. 12 These materials are good candidates for slow dielectrics. Such dielectric layers have been used in double junction SET 11 . The hysteresis have not been observed in these experiments, but there was a considerable discrepancy between the the values of capacitances obtained from the fit of the experimental data with the orthodox model and the ad-initio calculations.
Another promising materials to observe the hysteresis are polar crystal dielectrics e.g., BaTiO 3 or KDP with static dielectric permittivity (ω = 0) ∼ 10 3 and the typical relaxation frequency ω c ∼ 10
6 Hz. 
B. Fast capacitances
Here we discuss the geometric capacitance C (0) i , i = 1, 2, g. We assumed that these capacitances has an electrostatic origin.
However, in rigorous analysis they include the high frequency dielectric permittivity ∞ (usually between 1 and 10). Thus in our consideration the slow polarizability α i is the difference between the low and the high frequency α i . As an example, for BaTiO 3 the difference between the high and low frequency permittivities is ∼ 10 3 . This difference is large enough.
C. Critical polarization
The effects of slow polarization are governed by the ratio of "slow" and "fast" capacitances ∆C Σ /C The latter requirement become even less strict at lower temperatures. In particular, the critical value of (0) (c) / (∞) to observe the breakdown of conductance peaks goes to 1 as T → 0 (see Eq. (32)). For the conditions as at the Fig. 8(e) (0) (c) ≈ 1.14 (∞)
D. Temperature dependence of the coulomb-blockade effects
A well-known consequence from the orthodox theory of SET is that in order to experimentally observe the coulomb-blockade phenomena, the temperature of the system should be lower than E c = e 2 /2C Σ . Here the total capacitance C Σ includes dielectric susceptibility of the barrier media. In contrast, our numerical calculations show that if the dielectric response is sufficiently slow, only the ratio E (0) c /T should be taken into account when considering the blurring of the coulomb effects due to finite temperature. This must result in more pronounced blockade for a system with slow dielectric at a given temperature and electrode geometry, as illustrated in Fig. 11 .
VI. CONCLUSIONS
We showed that the dielectric materials at the nanoscale demonstrate new physical phenomena. As an example we studied the single-electron transistor. We found the memory effect in the conductance-gate voltage dependence and in the current-voltage characteristics of the SET. We uncovered the complex fine structure of the hysteresis-effect, where the "large" hysteresis loop may include a number of "smaller" loops. We also found, that in order to estimate the influence of temperature on the electronic transport one should compare T with e 2 /2C
Σ where in C
Σ the slow part of the dielectric function is not included. where q i are the charges of the capacitors and P i are dielectric polarizations in barriers. For fast and slow dielectrics P i behave differently during the process of electron jump. If dielectric response is fast P i follows φ that results in capacitance renormalization. For slow dielectric layers the polarization cannot change on the electron jump timescale and thus dP = 0 yielding
.
(A2) φ(n) are calculated using the charge balance equation (3) φ(n) = 1
Here P i are constant and do not depend on n. By inserting Eq. (A3) into (A2) we obtain Eq. (7).
The rest is to calculate n min . Since we neglect C g only the charge induced by the slow polarization gives rise to Q Q = ∆C Σ C Σ n min e + ∆C 1 C
n min can be determined from the equation
where x denote the lowest integer bigger than x. It worth noting that the equation B7 predicts multiple solutions for n min at V close to the current jump points if ∆C Σ > 0 (see Fig. 10(d) ). The calculation of I yields
The latter formula demonstrates the full renormalization of capacitances and a shift in the I(V ) as is illustrated at the Fig. 10(a) .
